Describes test methods in Verilog and PLI which makes the methods more understandable and the gates possible to simulate Simulation of gate models allows fault simulation and test generation while Verilog testbenches inject faults evaluate fault coverage and apply new test patterns Describes DFT compression decompression and BIST techniques in Verilog which makes the hardware of the architectures easier to understand and allows simulation and evaluation of the testability methods