As Moore s law continues to unfold two important trends have recently emerged. First the growth of chip capacity is translated into a corresponding increase of number of cores. Second the parallelization of the computation and 3D integration technologies lead to distributed memory architectures. This book describes recent research that addresses urgent challenges in many-core architectures and application mapping. It addresses the architectural design of many core chips memory and data management power management design and programming methodologies. It also describes how new techniques have been applied in various industrial case studies.